AnmolSinghNarwariya/Xilinx_verilog_code

Language: Verilog - Size: 65.4 KB - Last synced at: about 2 months ago - Pushed at: about 2 months ago - Stars: 1 - Forks: 0

AnmolSinghNarwariya/IIT_Hyderabad_Synopsis_Template

IIT Hyderabad Synopsis Template

Language: TeX - Size: 87.9 KB - Last synced at: 2 months ago - Pushed at: 2 months ago - Stars: 0 - Forks: 0

AnmolSinghNarwariya/ITC99_benchmark_circuits

Benchmark Circuits

Language: VHDL - Size: 23.5 MB - Last synced at: 4 months ago - Pushed at: 4 months ago - Stars: 3 - Forks: 0