GitHub / Arlet / verilog-6502
A Verilog HDL model of the MOS 6502 CPU
JSON API: http://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Arlet%2Fverilog-6502
Stars: 341
Forks: 95
Open issues: 4
License: None
Language: Verilog
Size: 20.5 KB
Dependencies parsed at: Pending
Created at: about 14 years ago
Updated at: 21 days ago
Pushed at: about 2 years ago
Last synced at: 12 days ago
Commit Stats
Commits: 18
Authors: 3
Mean commits per author: 6.0
Development Distribution Score: 0.333
More commit stats: https://commits.ecosyste.ms/hosts/GitHub/repositories/Arlet/verilog-6502
Loading...