GitHub / ShyavanS / Sequential-Logic-Finite-State-Machine-Design-Project
Final design project for an Engineering Physics course at McMaster University. A finite-state machine that was designed using the ICs available to us and NI Multisim to produce a device that cycled through a student number on a 7-segment display demonstrating knowledge of sequential logic.
Stars: 0
Forks: 0
Open issues: 0
License: gpl-3.0
Language:
Size: 568 KB
Dependencies parsed at: Pending
Created at: 11 months ago
Updated at: 11 months ago
Pushed at: 11 months ago
Last synced at: 11 months ago
Topics: circuit-design, design-project, engineering-physics, finite-state-machine, multisim, sequential-logic, university-course, university-project