GitHub / algorhtym / mips-single-cycle-processor

A digital design project for a MIPS Reduced Instruction Set Computer (RISC) single-cycle processor design that supports 32-bit MIPS instructions with an 8-bit wide datapath, on a 256x32 ROM and 256x8 RAM, implemented through structural VHDL

JSON API: http://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/algorhtym%2Fmips-single-cycle-processor

Topics: computer-architecture, digital-system-design, mips, risc-v, single-cycle-processor, structural-vhdl, vhdl

• Files
• Readme
• Dependencies