GitHub / rajdeep13-coder / Verilog-Basic-Projects

This repository is a collection of basic to intermediate Verilog projects, designed to strengthen digital design fundamentals and prepare for VLSI design and FPGA/ASIC flows. Each module is written in Verilog HDL with a testbench, and are simulated using tools like online IDEs like EDA Playground.

JSON API: http://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rajdeep13-coder%2FVerilog-Basic-Projects
PURL: pkg:github/rajdeep13-coder/Verilog-Basic-Projects

Topics: verilog-project

• Files
• Readme
• Dependencies
• Releases