GitHub / shariethernet / Physical-Design-with-OpenLANE-using-SKY130-PDK

This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In this project, a PicoRV32a SoC is taken and then the RTL to GDSII Flow is implemented with Openlane using Skywater130nm PDK. Custom-designed standard cells with Sky130 PDK are also used in the flow. Timing Optimisations are carried out. Slack violations are removed. DRC is verified

JSON API: https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shariethernet%2FPhysical-Design-with-OpenLANE-using-SKY130-PDK

Topics: electronics-engineering, risc-v, vlsi-physical-design

Files