GitHub / Brinda15 / 4-bit-Array-multiplier

An array multiplier using the shift and add algorithm was implemented on LT spice. The gates used in the implementation were built using CMOS logic. An assembly language program was also written to do the same in accordance with the single cycle 32 bit RISC-V processor.

JSON API: https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Brinda15%2F4-bit-Array-multiplier

Topics: ltspice, ltspice-simulation-files, ltspice-symbols, risc-v, riscv, riscv32, vlsi

Files

No dependencies found