Yashas2801/UART-Verification-using-UVM

UART verification using UVM with functional coverage, scoreboard, and test scenarios, simulated on QuestaSim.

Language: Verilog - Size: 3.04 MB - Last synced at: 2 months ago - Pushed at: 2 months ago - Stars: 3 - Forks: 0