Topic: "chipdev"
suryaturaga3142/chipdev-verilog
View my answers to HDL questions listed for practice on chipdev.
Language: SystemVerilog - Size: 13.7 KB - Last synced at: 24 days ago - Pushed at: 25 days ago - Stars: 0 - Forks: 0

TAKE72K/HDLPractice
Repo of my HDL exercises
Language: Verilog - Size: 110 KB - Last synced at: over 1 year ago - Pushed at: over 1 year ago - Stars: 0 - Forks: 0
