Topic: "learning-verilog"
hashirshoaeb/Verilog-Codes š¦
This repository is to help macOS and linux users who have just started learning verilog.
Language: Verilog - Size: 26.3 MB - Last synced at: 4 months ago - Pushed at: over 5 years ago - Stars: 3 - Forks: 0

mcleber/Verilog_Testbench_Essentials
Creating testbenches in Verilog is an essential practice to verify the functionality of your modules and ensure your design behaves as expected.
Language: Verilog - Size: 66.4 KB - Last synced at: 24 days ago - Pushed at: about 1 month ago - Stars: 0 - Forks: 0

mcleber/Verilog_7-Segment_Display_with_DIP_Switches
This project implements a BCD (Binary-Coded Decimal) converter that reads DIP switch input and controls a 7-segment display, showing digits 0ā8 or āEā for invalid combinations.
Language: Verilog - Size: 816 KB - Last synced at: 24 days ago - Pushed at: about 1 month ago - Stars: 0 - Forks: 0

mcleber/Verilog_Traffic_Light_Controller
First steps with the Sipeed Tang Primer 20k FPGA.
Language: Verilog - Size: 1.75 MB - Last synced at: 24 days ago - Pushed at: about 1 month ago - Stars: 0 - Forks: 0
