GitHub / eshansurendra / UART-FPGA

This repository documents a project undertaken as part of the EN2111 Electronic Circuit Design module at the University of Moratuwa, focusing on the implementation of a UART communication link between two FPGA boards.

JSON API: http://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/eshansurendra%2FUART-FPGA
PURL: pkg:github/eshansurendra/UART-FPGA

Commit Stats

Commits: 7
Authors: 2
Mean commits per author: 3.5
Development Distribution Score: 0.429
More commit stats: https://commits.ecosyste.ms/hosts/GitHub/repositories/eshansurendra/UART-FPGA

Topics: digital-design, embedded-systems, fpga, quartus-prime, systemverilog-hdl, testbench, uart, verilog

• Files
• Readme
• Dependencies