GitHub / levyashvin / verilog_codes
basic implementation of logic structures using verilog
JSON API: http://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/levyashvin%2Fverilog_codes
Stars: 0
Forks: 0
Open issues: 0
License: mit
Language: Verilog
Size: 17.6 KB
Dependencies parsed at: Pending
Created at: over 1 year ago
Updated at: about 1 year ago
Pushed at: about 1 year ago
Last synced at: about 1 year ago
Topics: d-flipflop, full-adder, full-subtractor, half-subtractor, jk-flipflop, pipo, piso, priority-encoder, registers, sequence-detector, sipo, siso, sr-flip-flop, synchronous-counter, t-flipflop, verilog-testbenches
Loading...