Data

Tools

Indexes

Applications

Experiments

Repos

An open API service providing repository metadata for many open source software ecosystems.

GitHub topics: priority-encoder

levyashvin/verilog_codes

basic implementation of logic structures using verilog

Language: Verilog - Size: 17.6 KB - Last synced at: over 1 year ago - Pushed at: over 1 year ago - Stars: 0 - Forks: 0

CodiieSB/VHDL-PriorityEncoder4x2

A 4x2 priority encoder is a digital circuit that takes four input lines and encodes them into a two-bit binary output based on the priority of the input lines.

Language: VHDL - Size: 68.4 KB - Last synced at: over 1 year ago - Pushed at: over 1 year ago - Stars: 0 - Forks: 0

Vedant-02/Verilog-HDL-Lab-Experiments

Verilog, standardized as IEEE 1364, is a hardware description language used to model electronic systems. This repository consists of Verilog HDL lab experiments conducted in course EEL2020 Digitial Design at IIT Jodhpur

Language: Verilog - Size: 102 KB - Last synced at: over 1 year ago - Pushed at: over 2 years ago - Stars: 2 - Forks: 2

MuballighHossain/Full_Adder_Priority_Encoder_VLSI

Language: Verilog - Size: 48.8 KB - Last synced at: over 2 years ago - Pushed at: almost 3 years ago - Stars: 1 - Forks: 1

Related Keywords
priority-encoder 4 full-adder 2 encoder 2 d-flipflop 1 4-bit-combinational-adder 1 4-bit-comparator 1 4-bit-parallel-adder 1 adder-subtractor 1 barrel-shifter 1 bcd-adder 1 bcd-subtractor 1 bcd-to-7-segment 1 binary-multiplier 1 binary-to-gray 1 carry-look-ahead-adder 1 carry-select-adder 1 carry-skip-adder 1 hacktoberfest 1 hacktoberfest2022 1 verilog 1 fulladder 1 vlsi 1 vlsi-circuits 1 vlsi-design 1 full-subtractor 1 half-subtractor 1 jk-flipflop 1 pipo 1 piso 1 registers 1 sequence-detector 1 sipo 1 siso 1 sr-flip-flop 1 synchronous-counter 1 t-flipflop 1 verilog-testbenches 1 4x2 1 priority 1 vhdl 1 vhdl-examples 1 xilinx-vivado 1 32-bit-alu 1 32-bit-fast-adder 1