An open API service providing repository metadata for many open source software ecosystems.

GitHub topics: sequence-detector

Quanoom/SequenceDetector

11001 sequence detector

Language: Verilog - Size: 10.7 KB - Last synced at: about 1 month ago - Pushed at: 4 months ago - Stars: 1 - Forks: 0

ayusdixit/Digital-ASIC-LAB

Verilog Codes for various Design

Language: SystemVerilog - Size: 1.38 MB - Last synced at: 4 months ago - Pushed at: over 1 year ago - Stars: 2 - Forks: 2

sushi0706/verilog-mini-projects

Verilog Mini Projects

Language: Verilog - Size: 49.8 KB - Last synced at: 9 months ago - Pushed at: 9 months ago - Stars: 0 - Forks: 0

utkarshad21/FSM-Sequence-Detector-using-Verilog

FSM: Sequence Detector using Verilog HDL

Language: Verilog - Size: 2.93 KB - Last synced at: 10 months ago - Pushed at: 10 months ago - Stars: 0 - Forks: 0

levyashvin/verilog_codes

basic implementation of logic structures using verilog

Language: Verilog - Size: 17.6 KB - Last synced at: about 1 year ago - Pushed at: about 1 year ago - Stars: 0 - Forks: 0

carminecolucci/Sequence-Detector-FSM

Generates a Finite State Machine to detect a binary sequence

Language: C - Size: 38.1 KB - Last synced at: over 1 year ago - Pushed at: over 1 year ago - Stars: 1 - Forks: 0

Shahriar-0/Digital-Logic-Design-Lab-Experiments-S2023

Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators

Language: Verilog - Size: 81.3 MB - Last synced at: over 1 year ago - Pushed at: over 1 year ago - Stars: 8 - Forks: 1

ferrispnugraha/0010-and-100-Sequence-Detector

Mealy Machine with VHDL

Language: VHDL - Size: 765 KB - Last synced at: over 1 year ago - Pushed at: over 4 years ago - Stars: 0 - Forks: 0

kishanpatelec/Overlapping-8-bit-Sequence-detector-for-256-sequences

Generalised 8-bit sequence detector is used to detect any sequence among 256 sequences of 8 bit. In this system we have 8bit registers to store the sequence from external 8 input ports at reset 1. System will detect the overlapping sequences for registered sequence.

Language: Verilog - Size: 18.6 KB - Last synced at: over 1 year ago - Pushed at: about 6 years ago - Stars: 2 - Forks: 0

hansinahuja/Hardware-Based-Teaching-Aid Fork of parasgoyal12/CS203TeachingAid

A hardware-based teaching aid for students to get familiarized with sequential logic using Basys FPGA boards.

Size: 4.04 MB - Last synced at: about 2 years ago - Pushed at: over 5 years ago - Stars: 2 - Forks: 0

ShashankVM/overlapping-sequence-detector-1011-mealy-sv

Mealy Finite State Machine type overlapping sequence detector of "1011" in SystemVerilog.

Language: SystemVerilog - Size: 18.6 KB - Last synced at: about 2 years ago - Pushed at: about 3 years ago - Stars: 1 - Forks: 0

HsuChiChen/logic-design

sequence detector with overlapped 2 patterns 010111 or 1101

Language: Verilog - Size: 13.5 MB - Last synced at: almost 2 years ago - Pushed at: over 3 years ago - Stars: 0 - Forks: 0