GitHub topics: data-hazards
maze1377/pipeline-mips-verilog
A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
Language: Verilog - Size: 229 KB - Last synced at: 10 days ago - Pushed at: 3 months ago - Stars: 43 - Forks: 8
sebastian-wardzinski/computer-architecture
ECE552: Computer Architecture — Fall 2020.
Language: C - Size: 9.66 MB - Last synced at: about 2 years ago - Pushed at: over 3 years ago - Stars: 0 - Forks: 1
Related Keywords
control-hazards
2
data-hazards
2
mips
1
mips-architecture
1
mips-instruction
1
mips32
1
pipeline-mips-verilog
1
pipline
1
verilog
1
branch-prediction
1
cache-coherence
1
cache-optimization
1
computer-architecture
1
dynamic-scheduling
1
instruction-level-parallelism
1
memory-consistency
1
multiprocessor-systems
1
multithreading
1
superscalar-cpu
1