GitHub topics: rtl-generation
ollycassidy13/ReducedLUT
A tool for compression of lookup tables and generation of their hardware files in Verilog for RTL designs
Language: C++ - Size: 492 KB - Last synced at: about 1 month ago - Pushed at: 3 months ago - Stars: 26 - Forks: 1
