GitHub / MohamedHussein27 / RISC-V-Single-Cycle-Implementation
This repository features a self-designed and enhanced single-cycle RISC-V processor, developed based on the Digital Design and Computer Architecture RISC-V Edition book. The project includes a complete Verilog implementation, supporting various instruction types, with performance enhancements and detailed schematics for analysis.
JSON API: http://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/MohamedHussein27%2FRISC-V-Single-Cycle-Implementation
PURL: pkg:github/MohamedHussein27/RISC-V-Single-Cycle-Implementation
Stars: 2
Forks: 0
Open issues: 0
License: None
Language: Verilog
Size: 11.4 MB
Dependencies parsed at: Pending
Created at: 11 months ago
Updated at: 7 months ago
Pushed at: 7 months ago
Last synced at: 7 months ago
Topics: computer-architecture, digital-design, quartus-prime, rtl-design, verilog-project, vivado