GitHub / SymbiFlow / sphinxcontrib-hdl-diagrams
Sphinx Extension which generates various types of diagrams from Verilog code.
JSON API: http://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/SymbiFlow%2Fsphinxcontrib-hdl-diagrams
PURL: pkg:github/SymbiFlow/sphinxcontrib-hdl-diagrams
Stars: 61
Forks: 16
Open issues: 12
License: apache-2.0
Language: Python
Size: 153 KB
Dependencies parsed at: Pending
Created at: almost 6 years ago
Updated at: 20 days ago
Pushed at: almost 2 years ago
Last synced at: 5 days ago
Commit Stats
Commits: 110
Authors: 5
Mean commits per author: 22.0
Development Distribution Score: 0.573
More commit stats: https://commits.ecosyste.ms/hosts/GitHub/repositories/SymbiFlow/sphinxcontrib-hdl-diagrams
Topics: diagrams, documentation, documentation-tool, fpga, hdl, rtl, sphinx, sphinx-extension, symbiflow, verilog, yosys