DoniaGameel/Verilog-adders-with-synthesis-using-Oasys

explore different implementations of adders and study their characteristics.

Language: Verilog - Size: 670 KB - Last synced at: 15 days ago - Pushed at: 11 months ago - Stars: 2 - Forks: 4