GitHub topics: combinational-lock
arjun-mec/Digital-Combination-Lock
Verilog Implementation of a Digital Combinational Lock which unlocks when a specific 3 bit sequence is entered.
Language: Verilog - Size: 134 KB - Last synced at: 9 months ago - Pushed at: 9 months ago - Stars: 0 - Forks: 0
