GitHub topics: ml-for-chip-design

Repositories

NYU-MLDA/ABC-RL

This is work-in-progress (WIP) refactored implementation of "Retreival-guided Reinforcement Learning for Boolean Circuit Minimization" work published in ICLR 2024.

Language: Verilog - Size: 21.1 MB - Last synced at: 12 months ago - Pushed at: 12 months ago - Stars: 1 - Forks: 0

Related Keywords

abc-rl 1 boolean-circuit-minimization 1 boolean-optimization 1 deep-learning 1 electronic-design 1 electronic-design-automation 1 iclr2024 1 logic-synthesis 1 mcts 1 mcts-agents 1 ml-for-chip-design 1 ml-for-logic-synthesis 1 reinforcement-learning 1 retrieval-guided-rl 1

ecosyste.ms

Data

Tools

Indexes

Applications

Experiments

Repos

GitHub topics: ml-for-chip-design

NYU-MLDA/ABC-RL