GitHub topics: signed-unsigned-multiplication
Yellowflash-070/32-bit-Signed-Vedic-Multiplier
A 32-bit Signed Vedic Multiplier created using Verilog HDL utilising Vedic Mathematic Sutras formed using Carry Lookahead Adders as the basic building blocks.
Language: Verilog - Size: 49.8 KB - Last synced at: 9 months ago - Pushed at: 9 months ago - Stars: 0 - Forks: 0
