Topic: "systemverilog-parser"
chipsalliance/verible
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
Language: C++ - Size: 12.7 MB - Last synced at: 28 days ago - Pushed at: 28 days ago - Stars: 1,554 - Forks: 238

Nic30/hdlConvertor
Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
Language: C++ - Size: 14.5 MB - Last synced at: 13 days ago - Pushed at: 13 days ago - Stars: 298 - Forks: 75
