An open API service providing repository metadata for many open source software ecosystems.

Topic: "tinyfpga-bx"

pwmarcz/fpga-chip8

CHIP-8 console on FPGA

Language: Verilog - Size: 281 KB - Last synced at: about 2 months ago - Pushed at: over 6 years ago - Stars: 192 - Forks: 11

ulixxe/usb_cdc

Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs

Language: Verilog - Size: 7.06 MB - Last synced at: 25 days ago - Pushed at: about 1 year ago - Stars: 166 - Forks: 13

matt-kimball/toygpu

A simple GPU on a TinyFPGA BX

Language: Verilog - Size: 69.3 KB - Last synced at: about 1 year ago - Pushed at: over 6 years ago - Stars: 77 - Forks: 13

sam210723/fpga

Collection of projects for various FPGA development boards

Language: Verilog - Size: 8.38 MB - Last synced at: 2 months ago - Pushed at: about 1 year ago - Stars: 44 - Forks: 9

sifferman/fusesoc_template

Example of how to get started with olofk/fusesoc.

Language: Python - Size: 10.7 KB - Last synced at: 3 days ago - Pushed at: almost 4 years ago - Stars: 17 - Forks: 0

ulixxe/usb_dfu

Full Speed USB DFU interface for FPGA and ASIC designs

Language: Verilog - Size: 3.92 MB - Last synced at: about 1 year ago - Pushed at: about 1 year ago - Stars: 12 - Forks: 0

pwmarcz/fpga-tools

FPGA shared code for my projects

Language: Verilog - Size: 6.85 MB - Last synced at: about 1 year ago - Pushed at: over 6 years ago - Stars: 7 - Forks: 4

kokjo/yarv

Yet another RISCV.

Language: Verilog - Size: 94.7 KB - Last synced at: almost 2 years ago - Pushed at: over 6 years ago - Stars: 4 - Forks: 0

indyscala/chisel3 Fork of chipsalliance/chisel-template

Hardware Construction with FPGAs and Chisel by @bfritz for Jan 2019

Language: Scala - Size: 4.35 MB - Last synced at: about 1 year ago - Pushed at: over 6 years ago - Stars: 2 - Forks: 0

jfrimmel/ice40-env

Collection of open source FPGA development tools forming an development environment for ice40 FPGA

Language: Verilog - Size: 5.86 KB - Last synced at: about 2 months ago - Pushed at: 5 months ago - Stars: 1 - Forks: 0

shinyblink/ledstream

Language: Verilog - Size: 271 KB - Last synced at: about 2 years ago - Pushed at: over 6 years ago - Stars: 1 - Forks: 0

transistorfet/fidget

An FPGA board that can interface to the Computie expansion bus using an iCE40HX1K

Language: Verilog - Size: 6.51 MB - Last synced at: almost 2 years ago - Pushed at: almost 2 years ago - Stars: 0 - Forks: 0

jwrr/z80usb

Z80 + USB + TinyFPGA-BX in Verilog using open-source Yosys+NextPNR

Language: Verilog - Size: 42 KB - Last synced at: about 2 years ago - Pushed at: over 4 years ago - Stars: 0 - Forks: 1

xigh/tinyfpga-counter

simple 1hz tinyfpga counter

Language: Verilog - Size: 1.95 KB - Last synced at: 3 months ago - Pushed at: about 5 years ago - Stars: 0 - Forks: 0

WoolseyWorkshop/Article-Getting-Started-With-The-TinyFPGA-BX

Getting Started With The TinyFPGA BX Article Resources

Language: Verilog - Size: 11.7 KB - Last synced at: 3 months ago - Pushed at: over 5 years ago - Stars: 0 - Forks: 2