GitHub / krutideepanpanda / RISC-V-based-micro-controller-using-OpenLane
This is part of EC383 - Mini Project in VLSI Design.
JSON API: http://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/krutideepanpanda%2FRISC-V-based-micro-controller-using-OpenLane
PURL: pkg:github/krutideepanpanda/RISC-V-based-micro-controller-using-OpenLane
Stars: 8
Forks: 0
Open issues: 0
License: mit
Language: Verilog
Size: 16.6 MB
Dependencies parsed at: Pending
Created at: over 3 years ago
Updated at: 8 months ago
Pushed at: about 3 years ago
Last synced at: about 1 month ago
Topics: openlane, openlane-flow, verilog, verilog-processor, verilog-project, vlsi, vlsi-design
Loading...