GitHub / verilog-to-routing / vtr-verilog-to-routing
Verilog to Routing -- Open Source CAD Flow for FPGA Research
Stars: 1,106
Forks: 415
Open issues: 193
License: other
Language: C++
Size: 320 MB
Dependencies parsed at:
0
Created at: almost 10 years ago
Updated at: 1 day ago
Pushed at: about 6 hours ago
Last synced at: about 6 hours ago
Topics: cad, eda, fpga, placement, routing, synthesis, verilog, vpr, vtr
No dependencies found