GitHub / abdelazeem201 / Design-and-ASIC-Implementation-of-32-Point-FFT-Processor

I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be built using the proposed processing element. The proposed architecture can lead to 100% hardware utilization and 50% reduction in the overall number of adders required in the conventional pipelined FFT designs. In order to produce the output sequence in normal order, we also present a bit reverser, which can achieve a 50% reduction in memory usage.

JSON API: http://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/abdelazeem201%2FDesign-and-ASIC-Implementation-of-32-Point-FFT-Processor

Topics: asic, asic-design, asic-verification, fft, fpga, rtl, soc, synthesis, verilog, vhdl

• Files
• Readme
• Dependencies