GitHub / yasnakateb / SdramController

🛠 A SDRAM controller in Verilog HDL

JSON API: http://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/yasnakateb%2FSdramController
PURL: pkg:github/yasnakateb/SdramController

Stars: 1
Forks: 0
Open issues: 0

License: None
Language: Verilog
Size: 47.9 KB
Dependencies parsed at: Pending

Created at: over 4 years ago
Updated at: 9 months ago
Pushed at: over 3 years ago
Last synced at: 5 months ago

Topics: icarus-verilog, iverilog, memory-controller, sdram, sdram-controller, verilog, verilog-hdl

Loading...