Vishwajeetsinh-K/RTL2GDS_demux

An RTL-to-GDSII ASIC Flow Project Design, simulate, synthesize, and layout a full 1×8 demux for 8-bit data — all the way from Verilog to GDSII.

Size: 4.88 KB - Last synced at: 18 days ago - Pushed at: 18 days ago - Stars: 0 - Forks: 0