GitHub topics: synthesizable-verilog
ravez24/verilog-c2w
🎛️ Convert Verilog code to C for efficient simulation and synthesis, streamlining design workflows and enhancing hardware development processes.
Size: 1.29 MB - Last synced at: 8 days ago - Pushed at: 8 days ago - Stars: 0 - Forks: 1
