GitHub topics: yosys-slang
PyFPGA/HDLconv
HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-slang.
Language: Python - Size: 5.15 MB - Last synced at: 10 days ago - Pushed at: 2 months ago - Stars: 24 - Forks: 2

PyFPGA/containers
Containers for FOSS tools
Language: Shell - Size: 31.3 KB - Last synced at: 4 months ago - Pushed at: 4 months ago - Stars: 1 - Forks: 0
