Ecosyste.ms: Repos

An open API service providing repository metadata for many open source software ecosystems.

GitHub topics: ghdl

Repositories

SethGower/dotfiles

The configuration files for my linux setup on my laptop and desktop.

Language: Shell - Size: 79.8 MB - Last synced: about 21 hours ago - Pushed: about 22 hours ago - Stars: 3 - Forks: 0

olofk/edalize

An abstraction library for interfacing EDA tools

Language: Python - Size: 1010 KB - Last synced: about 11 hours ago - Pushed: 1 day ago - Stars: 596 - Forks: 180

stnolting/neorv32-riscof

✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.

Language: Python - Size: 15.3 MB - Last synced: 2 days ago - Pushed: 3 days ago - Stars: 24 - Forks: 5

duclos-cavalcanti/templates

A meta repo with numerous different templates or boilerplate projects for several languages and technologies.

Language: Python - Size: 572 KB - Last synced: 3 days ago - Pushed: 3 days ago - Stars: 0 - Forks: 0

umarcor/SIEAV

Co-simulation and behavioural verification with VHDL, C/C++ and Python/m

Language: VHDL - Size: 9.14 MB - Last synced: 11 days ago - Pushed: 12 days ago - Stars: 10 - Forks: 6

stnolting/neorv32-verilog

♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.

Language: Verilog - Size: 176 KB - Last synced: 17 days ago - Pushed: 20 days ago - Stars: 39 - Forks: 9

stnolting/neorv32-setups

📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.

Language: VHDL - Size: 644 KB - Last synced: 17 days ago - Pushed: 20 days ago - Stars: 52 - Forks: 15

S0obi/GHDLDocumentation

Documentation for GHDL

Size: 1.95 KB - Last synced: 21 days ago - Pushed: over 3 years ago - Stars: 0 - Forks: 0

guillaumebour/ying

Ying is a microcontroller based on a 16 bits RISC microprocessor with a 5-stage pipeline.

Language: VHDL - Size: 71.3 KB - Last synced: 25 days ago - Pushed: almost 6 years ago - Stars: 1 - Forks: 0

machitgarha/parvaj

Easy and fast VHDL simulation tool, integrating GHDL and GTKWave

Language: PHP - Size: 241 KB - Last synced: 20 days ago - Pushed: 3 months ago - Stars: 11 - Forks: 1

mnemocron/my-discrete-fpga

My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.

Language: VHDL - Size: 9.57 MB - Last synced: about 1 month ago - Pushed: about 1 month ago - Stars: 2 - Forks: 0

ghdl/ghdl

VHDL 2008/93/87 simulator

Language: VHDL - Size: 80.6 MB - Last synced: about 1 month ago - Pushed: about 1 month ago - Stars: 2,194 - Forks: 343

Kazhuu/vhdl-examples

VHDL examples for a different kind of topics

Language: VHDL - Size: 79.1 KB - Last synced: 17 days ago - Pushed: almost 4 years ago - Stars: 4 - Forks: 1

rohankalbag/multicycle-risc Fork of IITB-RISC-2022/Multicycle_RISC

Course Project - Microprocessors - Spring Semester 2022 - Indian Institute of Technology Bombay

Language: VHDL - Size: 8.85 MB - Last synced: about 1 month ago - Pushed: about 1 month ago - Stars: 0 - Forks: 0

hargorin/udp_communication

UDP/IP communication between FPGA and PC

Language: VHDL - Size: 83.8 MB - Last synced: 2 months ago - Pushed: over 3 years ago - Stars: 0 - Forks: 0

tmeissner/formal_hw_verification

Trying to verify Verilog/VHDL designs with formal methods and tools

Language: VHDL - Size: 205 KB - Last synced: 2 months ago - Pushed: 2 months ago - Stars: 41 - Forks: 7

SalvatoreBarone/CNN-VHDL

A library of VHDL components for Neural Networks

Language: C++ - Size: 32.8 MB - Last synced: 26 days ago - Pushed: over 2 years ago - Stars: 13 - Forks: 2

tmeissner/libvhdl

Library of reusable VHDL components

Language: VHDL - Size: 263 KB - Last synced: 2 months ago - Pushed: 2 months ago - Stars: 24 - Forks: 3

suoto/hdl_checker

Repurposing existing HDL tools to help writing better code

Language: Python - Size: 1.05 MB - Last synced: 3 months ago - Pushed: 5 months ago - Stars: 179 - Forks: 20

ElecGeek/PulsesGene

Fun project to produce (only) pulses as the MultiSignalGene do, with analogue circuits and FPGA or 74HC logic circuits.

Language: PostScript - Size: 163 KB - Last synced: 3 months ago - Pushed: 3 months ago - Stars: 0 - Forks: 0

pat-pgt/MultiFrequenciesDetector

Time domain to logarithmic frequency domain converter, as the polyphase FFT do for the linear.

Language: VHDL - Size: 121 KB - Last synced: 2 months ago - Pushed: 2 months ago - Stars: 0 - Forks: 0

onegentig/VUT-FIT-IVH2023-projekt 📦

Projekt (animace na maticovém displeji) z předmětu Seminář VHDL (IVH), čtvrtý semestr bakalářského studia BIT na FIT VUT/BUT, ak.rok 2022/2023

Language: VHDL - Size: 420 KB - Last synced: 4 months ago - Pushed: 4 months ago - Stars: 0 - Forks: 0

marph91/icestick-remote

Remote control in VHDL, which fits on a Lattice icestick.

Language: VHDL - Size: 91.8 KB - Last synced: 4 months ago - Pushed: 4 months ago - Stars: 8 - Forks: 0

MatthieuMichon/boiler-plate-ghdl-osvvm

Language: VHDL - Size: 5.86 KB - Last synced: 5 months ago - Pushed: 11 months ago - Stars: 0 - Forks: 0

MatthieuMichon/simfifo

FIFO functional model in VHDL-2008

Language: VHDL - Size: 8.79 KB - Last synced: 5 months ago - Pushed: about 1 year ago - Stars: 0 - Forks: 0

ghdl/docker

Scripts to build and use docker images including GHDL

Language: Shell - Size: 245 KB - Last synced: 6 months ago - Pushed: 6 months ago - Stars: 34 - Forks: 11

jakubcabal/spi-fpga

SPI master and SPI slave for FPGA written in VHDL

Language: VHDL - Size: 2.78 MB - Last synced: 6 months ago - Pushed: about 3 years ago - Stars: 145 - Forks: 36

miree/gvi

GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.

Language: C++ - Size: 146 KB - Last synced: 2 months ago - Pushed: 2 months ago - Stars: 5 - Forks: 0

PyFPGA/pyfpga

A Python package to use FPGA development tools programmatically.

Language: Python - Size: 4.25 MB - Last synced: 8 months ago - Pushed: 8 months ago - Stars: 61 - Forks: 6

JochiSt/icebreaker-VHDL

Some examples using VHDL in combination with the icebreaker board

Language: Makefile - Size: 14.6 KB - Last synced: 8 months ago - Pushed: 8 months ago - Stars: 0 - Forks: 0

167rgc911/puart

Pseudo UART allowing to connect via pseudoterminal to GHDL simulated IP core

Language: VHDL - Size: 544 KB - Last synced: about 1 year ago - Pushed: about 1 year ago - Stars: 1 - Forks: 0

dbhi/vboard

Virtual development board for HDL design

Language: VHDL - Size: 383 KB - Last synced: about 1 year ago - Pushed: about 2 years ago - Stars: 33 - Forks: 5

tmeissner/psl_with_ghdl

Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)

Language: VHDL - Size: 165 KB - Last synced: about 1 year ago - Pushed: over 1 year ago - Stars: 53 - Forks: 3

asl0007/DSD-VHDL-

PROGRAMS OF VHDL

Language: VHDL - Size: 2.26 MB - Last synced: about 1 year ago - Pushed: about 5 years ago - Stars: 1 - Forks: 0

PyFPGA/openflow

A Python library, and CLI utilities, which solves HDL-to-bitstream based on FOSS.

Language: Python - Size: 24.4 KB - Last synced: about 1 year ago - Pushed: about 3 years ago - Stars: 3 - Forks: 1

Paebbels/JSON-for-VHDL

A JSON library implemented in VHDL.

Language: VHDL - Size: 138 KB - Last synced: about 1 year ago - Pushed: over 1 year ago - Stars: 67 - Forks: 13

JulyWitch/vhdl_ghdl_examples

Simple VHDL examples using ghdl as compiler and wave generating

Language: VHDL - Size: 396 KB - Last synced: 12 months ago - Pushed: almost 2 years ago - Stars: 9 - Forks: 0

tmeissner/gatemate_experiments

Experiments with Cologne Chip's GateMate FPGA architecture

Language: VHDL - Size: 111 KB - Last synced: about 1 year ago - Pushed: over 1 year ago - Stars: 7 - Forks: 0

chuckb/ghdl-interactive-sim

Interactive GHDL simulation of a VHDL adder using Python, Cocotb, and pygame

Language: Python - Size: 252 KB - Last synced: about 1 year ago - Pushed: over 2 years ago - Stars: 3 - Forks: 1

rohankalbag/superscalar-risc Fork of aweditya/superscalar

Course Project - Advanced Computer Architecture - Autumn Semester 2022 - Indian Institute of Technology Bombay

Language: VHDL - Size: 6.61 MB - Last synced: about 1 year ago - Pushed: over 1 year ago - Stars: 0 - Forks: 0

Related Keywords

ghdl 63 vhdl 46 fpga 18 yosys 15 verilog 10 gtkwave 10 xilinx 7 vivado 7 icestorm 7 simulation 6 nextpnr 5 ghdl-yosys-plugin 5 hardware 5 docker 4 verilator 4 synthesis 4 prjtrellis 4 vunit 4 modelsim 4 lattice 4 quartus 3 ise 3 psl 3 neorv32 3 verification 3 formal-verification 3 python 3 vhdl-code 3 tcl 3 vim 3 cocotb 3 systemverilog 3 vpi 2 hdl 2 osvvm 2 makefile 2 cosim 2 testbenches 2 libero 2 octave 2 vhdl-examples 2 intel 2 assertions 2 xilinx-fpga 2 questasim 2 ice40 2 icestick 2 actions 2 fifo 2 altera 2 icarus-verilog 2 controller 2 risc-v 2 cyc1000 2 vscode 2 testbench 2 simulator 2 uart 2 symbiyosys 2 vhdl-modules 1 fileformat 1 functional-coverage 1 json 1 parser 1 gtkwa 1 scansion 1 vhpidirect 1 fli 1 simuation 1 vhdl-2008 1 ci 1 dockerfiles 1 openocd 1 pnr 1 accelerometer 1 spi 1 spi-controller 1 spi-loopback 1 spi-master 1 spi-slave 1 cosimulation 1 opensource 1 actel 1 amd 1 microchip 1 microsemi 1 trellis 1 icebreaker 1 toolchain 1 upduino 1 upduino2 1 class 1 plc2 1 rtl 1 stopwatch 1 training 1 archlinux 1 deb 1 debian 1 fedora 1