GitHub / Un2versidad / Digital-Logic
Introduction to VHDL and Digital Logic - Basys 3 and Vivado Projects Repository
JSON API: http://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Un2versidad%2FDigital-Logic
PURL: pkg:github/Un2versidad/Digital-Logic
Stars: 1
Forks: 1
Open issues: 0
License: apache-2.0
Language: Tcl
Size: 2.02 MB
Dependencies parsed at: Pending
Created at: almost 2 years ago
Updated at: 3 months ago
Pushed at: 3 months ago
Last synced at: about 1 month ago
Commit Stats
Commits: 32
Authors: 1
Mean commits per author: 32.0
Development Distribution Score: 0.0
More commit stats: https://commits.ecosyste.ms/hosts/GitHub/repositories/Un2versidad/Digital-Logic
Topics: amd, amd-xilinx, constrains, documentation, eda, educational, educational-materials, fpga, hardware, rtl, uip, verilog, vhdl, vivado, website, xdc, xilinx, xilinx-fpga, xilinx-vivado