GitHub topics: fault-modeling
Mummanajagadeesh/4-bit-ripple-carry-adder
VLSI test project: 4-bit ripple carry adder with random stuck-at fault injection. Supports ATPG-based verification, fault modeling, and simulation for learning and experimentation
Language: Python - Size: 9.77 KB - Last synced at: about 2 months ago - Pushed at: about 2 months ago - Stars: 0 - Forks: 0
virtualsatellite/VirtualSatellite4-FDIR
Virtual Satellite 4 - FDIR Application
Language: Java - Size: 28.1 MB - Last synced at: over 2 years ago - Pushed at: almost 3 years ago - Stars: 6 - Forks: 0