Data

Tools

Indexes

Applications

Experiments

Repos

An open API service providing repository metadata for many open source software ecosystems.

Topic: "vhdl-verification"

tmeissner/vhdl_verification

Examples and design pattern for VHDL verification

Language: VHDL - Size: 11.7 KB - Last synced at: 17 days ago - Pushed at: over 9 years ago - Stars: 15 - Forks: 1

Paebbels/pyIPCMI

A Python-based IP Core Management Infrastructure.

Language: Python - Size: 578 KB - Last synced at: about 12 hours ago - Pushed at: over 4 years ago - Stars: 8 - Forks: 6

pronoym99/PN-Sequence-Generator

This is a simulation based VHDL code developed in Xilinx to demonstrate a 4-bit PN sequence generator.

Language: C++ - Size: 2.38 MB - Last synced at: over 1 year ago - Pushed at: almost 7 years ago - Stars: 2 - Forks: 0

el3ctrician/lfsr

A vhdl device to generate random numbers LFSR

Language: VHDL - Size: 2.93 KB - Last synced at: 11 months ago - Pushed at: 11 months ago - Stars: 1 - Forks: 0

amamory-ursa/hf-risc Fork of sjohann81/hf-risc

HF-RISC SoC

Language: C - Size: 7.92 MB - Last synced at: over 1 year ago - Pushed at: over 6 years ago - Stars: 1 - Forks: 5

Choaib-ELMADI/32-bit-processor-with-vhdl Fork of ZIKOAR/32-bit-processor-with-vhdl

Forked from ZIKOAR's 32-bit-processor-with-vhdl repository.

Language: VHDL - Size: 6.84 KB - Last synced at: 8 months ago - Pushed at: 8 months ago - Stars: 0 - Forks: 0

Related Topics
vhdl 5 vhdl-code 3 simulation 2 vhdl-modules 2 xilinx 2 mips-architecture 1 processor 1 vhdl-fpga 1 vhdl-language 1 vhdl-testbench 1 altera 1 database 1 infrastructure 1 intel 1 ip-core 1 modelsim 1 python3 1 quartus-prime 1 questasim 1 riviera-pro 1 synthesis 1 xilinx-vivado 1 sequence 1 sequence-generation 1 vhdl-coursework 1 vhdl-examples 1 coverage 1 psl 1 testbench 1 lfsr 1 vhdl-elearning 1 coverage-testing 1 random-verification 1 risc-v 1 systemverilog 1 uvm 1 32-bit 1 cpu 1 mips 1