GitHub / IzyaSoft / EasyHDLLib
A coocbook of HDL (primarily Verilog) modules
JSON API: http://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/IzyaSoft%2FEasyHDLLib
PURL: pkg:github/IzyaSoft/EasyHDLLib
Stars: 6
Forks: 0
Open issues: 0
License: gpl-3.0
Language: Verilog
Size: 315 KB
Dependencies parsed at: Pending
Created at: almost 9 years ago
Updated at: over 2 years ago
Pushed at: over 8 years ago
Last synced at: 4 months ago
Topics: altera, clock-divider, fifo, fpga, frequencies, frequency-analysis, hdl, verilog, verilog-components, verilog-hdl, verilog-library, verilog-snippets, xilinx-fpga
Loading...