GitHub / shahed22 / verilog-module-generator-for-state-machine

A Python-based tool for generating Verilog modules with features including customizable state machines, port definitions, and state diagrams using Graphviz. Ideal for FPGA and ASIC design workflows.

JSON API: http://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/shahed22%2Fverilog-module-generator-for-state-machine

Topics: asic, digital-design, eda, electronic-design-automation, fpga, graphviz, hardware-description-language, hardware-designs, python, state-machine, systemverilog, tkinter, verilog, vlsi

• Files
• Readme
• Dependencies