Topic: "verilog-codes"
muhammadtalhasami/RV32I_Single_Cycle
This repository contains an implementation of a RV32I fetch pipeline microprocessor. The RV32I is a 32-bit RISC-V instruction set architecture, with the 'I' extension indicating the base integer instructions.
Language: Verilog - Size: 168 KB - Last synced at: 2 months ago - Pushed at: 9 months ago - Stars: 3 - Forks: 0

GhazaleZe/Verilog-Codes
Simple codes for FPGA
Language: Verilog - Size: 9.77 KB - Last synced at: 2 months ago - Pushed at: about 5 years ago - Stars: 1 - Forks: 0

verilogcodesarchive/verilogutils
Language: Verilog - Size: 74.2 KB - Last synced at: almost 2 years ago - Pushed at: over 3 years ago - Stars: 0 - Forks: 0

hohaicongthuan/Share-To-Other Fork of AcezukyRockon/VerilogHDL_UIT
Assignments from Verilog class.
Language: Verilog - Size: 63 MB - Last synced at: about 2 years ago - Pushed at: over 4 years ago - Stars: 0 - Forks: 0
