GitHub topics: graycode
Madhu-Krishnan-A-P/binary-gray-converter
SystemVerilog implementation of a Binary to Gray Code Converter in both structural and behavioral styles. Includes a simple testbench for verification. Useful for digital design learners and FPGA developers.
Language: SystemVerilog - Size: 222 KB - Last synced at: 10 days ago - Pushed at: 10 days ago - Stars: 0 - Forks: 0

hdl-util/gray-code
Generate a gray code of arbitrary width in SystemVerilog
Language: SystemVerilog - Size: 9.77 KB - Last synced at: 10 days ago - Pushed at: almost 5 years ago - Stars: 4 - Forks: 1

sayeekumar332/PROCESSOR-MICROARCHITECTURE
This is a repository exclusively created for providing open source verilog codes for various processor microarchitectures and various programming language based codes for research purpose
Language: Verilog - Size: 251 KB - Last synced at: about 1 year ago - Pushed at: almost 3 years ago - Stars: 1 - Forks: 0

Iman9mo/logic-circuit
convert gray code to bcd code and vice versa using verilog
Language: Verilog - Size: 1.95 KB - Last synced at: over 2 years ago - Pushed at: over 2 years ago - Stars: 0 - Forks: 0
