GitHub topics: veer
chipsalliance/Cores-VeeR-EH1
VeeR EH1 core
Language: SystemVerilog - Size: 17.6 MB - Last synced at: 14 days ago - Pushed at: almost 2 years ago - Stars: 870 - Forks: 227

chipsalliance/VeeRwolf
FuseSoC-based SoC for VeeR EH1 and EL2
Language: Verilog - Size: 1.38 MB - Last synced at: 26 days ago - Pushed at: 5 months ago - Stars: 311 - Forks: 70
