GitHub topics: ladner-fischer
neeraj1397/Performance-Analysis-of-Parallel-Prefix-Adders-Using-Zynq-7000-APSoC
Performed a comparative study of Parallel Prefix Adders using Verilog HDL on Zynq-7000 APSoC (PL) from XIlinx. Circuits are simulated, synthesized and implemented using Vivado Design Suite.
Language: Verilog - Size: 653 KB - Last synced at: about 1 year ago - Pushed at: about 4 years ago - Stars: 6 - Forks: 2

IamFlea/AdderCircuitGenerator
This script generates and analyzes prefix tree adders.
Language: Python - Size: 30.3 KB - Last synced at: about 2 years ago - Pushed at: about 4 years ago - Stars: 28 - Forks: 4
