An open API service providing repository metadata for many open source software ecosystems.

GitHub topics: vexriscv

chipsalliance/f4pga-examples

Example designs showing different ways to use F4PGA toolchains.

Language: Verilog - Size: 113 MB - Last synced at: 18 days ago - Pushed at: about 1 year ago - Stars: 275 - Forks: 78

efabless/caravel

Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.

Language: Verilog - Size: 14 GB - Last synced at: 28 days ago - Pushed at: about 2 months ago - Stars: 319 - Forks: 82

mcejp/Poly94

Yet another faux-retro game system

Language: Verilog - Size: 1.48 MB - Last synced at: 5 days ago - Pushed at: about 1 year ago - Stars: 3 - Forks: 0

BLangOS/VexRiscV_with_HW-GDB_Server

VexRiscV system with GDB-Server in Hardware

Language: VHDL - Size: 346 KB - Last synced at: 18 days ago - Pushed at: almost 2 years ago - Stars: 20 - Forks: 4

supleed2/EIE4-FYP

Source files and notes of my Final Year Project, as part of an MEng in Electronics and Information Engineering from Imperial College London

Language: Python - Size: 13.5 MB - Last synced at: 12 months ago - Pushed at: over 1 year ago - Stars: 0 - Forks: 0

neunzehnhundert97/VexRiscv-Instruction-Framework

A small framework to simplify the creation of custom instruction for the VexRiscv.

Language: Scala - Size: 9.77 KB - Last synced at: over 1 year ago - Pushed at: over 3 years ago - Stars: 2 - Forks: 1

jmio/ECP5_Brieysoc

Briey SoC on ECP5 (ICESugar Pro)

Language: Verilog - Size: 14.2 MB - Last synced at: about 2 years ago - Pushed at: about 3 years ago - Stars: 8 - Forks: 1

jmio/testvex

Briey SoC on Sipeed Tang Primer

Language: Verilog - Size: 14 MB - Last synced at: about 2 years ago - Pushed at: about 3 years ago - Stars: 3 - Forks: 1

xThaid/fpga-lb

A toy L4 load balancer running on FPGA

Language: C - Size: 832 KB - Last synced at: about 2 years ago - Pushed at: about 3 years ago - Stars: 10 - Forks: 0

lnis-uofu/OpenFPGA-Softcores

Co-architect 32-bit open-source RISC-V soft-cores for improved FPGA implementations

Language: Python - Size: 302 KB - Last synced at: about 2 years ago - Pushed at: almost 3 years ago - Stars: 0 - Forks: 0