An open API service providing repository metadata for many open source software ecosystems.

GitHub topics: single-cycle

martinKindall/mips_cpu

Single Cycle 32 bit MIPS

Language: SystemVerilog - Size: 280 KB - Last synced at: about 6 hours ago - Pushed at: over 2 years ago - Stars: 20 - Forks: 1

david-palma/mips-32bit

Microprocessor without Interlocked Pipelined Stages (MIPS) architectures implemented in single-cycle and multi-cycle formats.

Language: VHDL - Size: 366 KB - Last synced at: 21 days ago - Pushed at: about 6 years ago - Stars: 8 - Forks: 1

phillbush/legv8

LEGv8 CPU implementation and some tools like a LEGv8 assembler

Language: Verilog - Size: 124 KB - Last synced at: 3 months ago - Pushed at: over 4 years ago - Stars: 29 - Forks: 6

jack74387/Single-Cycle-8-bit-CPU

Single-Cycle 8-bit CPU designed for basic instruction execution with Logisim.

Size: 115 KB - Last synced at: 3 months ago - Pushed at: 4 months ago - Stars: 0 - Forks: 0

nxbyte/ARM-LEGv8

Verilog Implementation of an ARM LEGv8 CPU

Language: Verilog - Size: 3.96 MB - Last synced at: 7 months ago - Pushed at: over 6 years ago - Stars: 97 - Forks: 29

aben20807/computer_organization

1052_計算機組織 COMPUTER ORGANIZATION

Language: Verilog - Size: 2.48 MB - Last synced at: 4 months ago - Pushed at: almost 8 years ago - Stars: 2 - Forks: 0

muhammadtalhasami/rv32I_single_cycle_logisim

An implementation of rv32i single cycle processor on logisim

Size: 149 KB - Last synced at: 3 months ago - Pushed at: about 1 year ago - Stars: 2 - Forks: 1

cnily03-hive/single-cycle-cpu

Single-Cycle CPU for Homework of Computer System Design in CUMT

Language: Verilog - Size: 900 KB - Last synced at: about 1 year ago - Pushed at: about 1 year ago - Stars: 6 - Forks: 0

shj1081/CA.PA2

Single-cycle RISC-V CPU Simulator

Language: Python - Size: 14.6 KB - Last synced at: over 1 year ago - Pushed at: over 1 year ago - Stars: 1 - Forks: 0

racheliee/comp_arch_proj2

Single-cycle RISC-V CPU Simulator

Language: Python - Size: 11.7 KB - Last synced at: over 1 year ago - Pushed at: over 1 year ago - Stars: 1 - Forks: 0

MAraragi/VerilogProcessorDesign

使用Verilog设计单周期、多周期以及流水线处理器,完成计算工作以及IO仿真

Language: Verilog - Size: 8.26 MB - Last synced at: over 1 year ago - Pushed at: over 1 year ago - Stars: 1 - Forks: 0

SheidaAbedpour/Single-Cycle-Datapath

simple mips architecture

Language: Verilog - Size: 420 KB - Last synced at: about 1 year ago - Pushed at: almost 2 years ago - Stars: 1 - Forks: 0

namiwijeuom/32-Bit-Non-Pipelined-Single-Cycle-Processor

This is a project currently doing under the module EN3021 Digital System Design, Semester 5, Department of Electronic & Telecommunication Engineering, University of Moratuwa, Sri Lanka.

Language: SystemVerilog - Size: 35.7 MB - Last synced at: over 1 year ago - Pushed at: over 1 year ago - Stars: 0 - Forks: 0

JavidChaji/FUM-Computer-Architecture-Single-Cycle-MIPS-Processor

Single Cycle MIPS Processor implementation, Computer Assignment for Computer Architecture course in Ferdowsi University of Mashhad

Language: Verilog - Size: 728 KB - Last synced at: over 1 year ago - Pushed at: over 1 year ago - Stars: 0 - Forks: 0

alumpish/CA-Course-Projects

Projects of the computer architecture course (Fall01) at the University of Tehran.

Language: Verilog - Size: 2.04 MB - Last synced at: over 1 year ago - Pushed at: over 1 year ago - Stars: 0 - Forks: 0

gitbritt/Mips_Assembly_Processor_web_App

Home work checker for Single-Cycled-Processor

Language: ASP - Size: 45.7 MB - Last synced at: almost 2 years ago - Pushed at: over 2 years ago - Stars: 1 - Forks: 0

alighanbari2002/Computer-Architecture-Course-Projects Fork of M-Mashreghi/Computer-Architecture

All Computer Architecture course projects offered at University of Tehran.

Language: Verilog - Size: 14.9 MB - Last synced at: almost 2 years ago - Pushed at: almost 2 years ago - Stars: 0 - Forks: 0

alighanbari2002/MIPS-Processor Fork of M-Mashreghi/MIPS

MIPS processor designed in Verilog.

Language: Verilog - Size: 9.69 MB - Last synced at: almost 2 years ago - Pushed at: almost 2 years ago - Stars: 0 - Forks: 0

balos1/MIPS_Single_Cycle

This is project is a MIPS Single-Cycle processor with a cache for data memory.

Language: SystemVerilog - Size: 945 KB - Last synced at: 3 months ago - Pushed at: about 8 years ago - Stars: 1 - Forks: 0

alvarezpj/single-cycle-cpu

VHDL implementation of a 1 Hz single cycle CPU that supports recursive function calls

Language: VHDL - Size: 156 MB - Last synced at: almost 2 years ago - Pushed at: over 5 years ago - Stars: 14 - Forks: 5

chengscott-archive/single_cycle 📦

MIPS Single-Cycle Simulator

Language: C++ - Size: 25.4 KB - Last synced at: over 2 years ago - Pushed at: about 8 years ago - Stars: 0 - Forks: 0

rsanchez-dv/CECS_341_Computer_Architecture 📦

Verilog modules covering the single cycle processor

Language: Verilog - Size: 1.95 MB - Last synced at: over 2 years ago - Pushed at: over 6 years ago - Stars: 1 - Forks: 0

ILoveBacteria/CA-project-mips Fork of ngnma/CA-project-mips

My Computer Architecture project

Language: SystemVerilog - Size: 22.5 KB - Last synced at: about 2 years ago - Pushed at: over 2 years ago - Stars: 0 - Forks: 0

ndyashas/Salaga-RV

Simple RISC-V CPUs running a baremental ray-tracer program.

Language: Verilog - Size: 884 KB - Last synced at: over 2 years ago - Pushed at: over 2 years ago - Stars: 3 - Forks: 0

arashsm79/mips-hdl

Single-cycle and multi-cycle implementation of a subset of MIPS instruction set

Language: Verilog - Size: 504 KB - Last synced at: about 2 years ago - Pushed at: almost 3 years ago - Stars: 1 - Forks: 0

SamuelGong/SingleCycleCPU

A single cycle CPU running MIPS instructions on Xilinx FPGA

Language: Verilog - Size: 113 MB - Last synced at: over 2 years ago - Pushed at: almost 8 years ago - Stars: 5 - Forks: 0

pedrovt/ac1

Computer Architecture I (University of Aveiro)

Language: VHDL - Size: 4.29 MB - Last synced at: over 2 years ago - Pushed at: over 7 years ago - Stars: 1 - Forks: 0

lucianobajr/Computer-Organization-I

Repository regarding the Practical Works of the Computer Organization discipline

Language: Verilog - Size: 3.26 MB - Last synced at: 3 months ago - Pushed at: over 4 years ago - Stars: 0 - Forks: 0